

design.scala



design.scala



test.scala



design.scala

test.scala



“How do I know what still needs to be tested?”



design.scala

test.scala



firrtl compiler

Verilog

Verilator

Toggle

Line



“How do I know what still needs to be tested?”



design.scala

test.scala



firrtl compiler

Verilog

Verilator

Toggle

Line



Verilog Lines, not Chisel Lines!



design.scala

test.scala



firrtl compiler

Verilog

Firrtl IR

Verilator

Treadle

Toggle

Line



design.scala

test.scala



firrtl compiler

Verilog

Firrtl IR

Verilator

Toggle

Line

Treadle

FireSim
(FPGA)



design.scala

test.scala



firrtl compiler

Verilog

Firrtl IR

Verilator

Treadle

FireSim
(FPGA)

Toggle

N/A


N/A

Line



design.scala

test.scala




Verilog

Firrtl IR



design.scala

test.scala



Verilog

Firrtl IR

Yosys

Verilator

Treadle

FireSim

ESSENT



Applicable to other hardware languages!

design.seala

test.seala



your firrtl compiler

Toggle

FSM

Line

Custom



Verilog

Your ~~Firrtl~~ IR

Yosys

Verilator

Treadle

FireSim

ESSENT

Report Generators



Applicable to other hardware languages!

Feedback-Directed Fuzz Testing!

design.scala

test.scala



firrtl compiler

Toggle

FSM

Line

Custom

Verilog

Firrtl IR

Yosys

Verilator

Treadle

FireSim

ESSENT

Report Generators



Simulator Independent Coverage for RTL Hardware Languages

Kevin Laeufer

laeuf@eecs.berkeley.edu
University of California, Berkeley
Berkeley, CA, USA

Jonathan Bachrach*

jrb@pobox.com
JITX
Berkeley, CA, USA

Vighnesh Iyer

vighnesh.iyer@eecs.berkeley.edu
University of California, Berkeley
Berkeley, CA, USA

Borivoje Nikolić

bora@eecs.berkeley.edu
University of California, Berkeley
Berkeley, CA, USA

David Biancolin*

biancolin@eecs.berkeley.edu
SiFive
San Mateo, CA, USA

Koushik Sen

ksen@eecs.berkeley.edu
University of California, Berkeley
Berkeley, CA, USA



Paper PDF



Code on Github

Join us at
Session 4A
Tuesday
10:20 am

