

RFUZZ: Coverage-Directed Fuzz Testing of RTL on FPGAs


Kevin Laeufer, Jack Koenig, Donggyu Kim,
Jonathan Bachrach and Koushik Sen
University of California, Berkeley
laeufer@cs.berkeley.edu



Dynamic Verification




Dynamic Verification







Dynamic Verification




Dynamic Verification




Dynamic Verification




Dynamic Verification




Dynamic Verification




Dynamic Verification




Dynamic Verification




Dynamic Verification



Dynamic Verification




Dynamic Verification



We use Fuzz Testing to
generate stimuli from
coverage feedback




Input Definition



15




Input Definition



Test Input 



Input Definition




Test Input





Input Definition



Test Input





Coverage Definition

Functional Coverage



Coverage Definition

Functional Coverage

based on developer intent



Coverage Definition

Functional Coverage

based on developer intent

not available for open source designs



Coverage Definition

Functional Coverage

based on developer intent

not available for open source designs

Automatic Coverage



Coverage Definition

Functional Coverage

based on developer intent

not available for open source designs

Automatic Coverage

used to track test quality in absence of functional coverage



Coverage Definition

Functional Coverage

based on developer intent

not available for open source designs

Automatic Coverage

used to track test quality in absence of functional coverage

normally derived from HDL source, not RTL



Coverage Definition

Functional Coverage

based on developer intent

not available for open source designs

→ we need an **automatic** coverage metric **based on RTL** netlist


Automatic Coverage

used to track test quality in absence of functional coverage

normally derived from HDL source, not RTL




Mux (Control) Toggle Coverage






Mux Toggle Coverage






Mux Toggle Coverage



```
always @(posedge clk)
begin
    if (a) begin
        a_out = x;
    end else begin
        a_out = f(y,z);
    end
    if (b) begin
        r <= a_out;
    end
end
```



Mux Toggle Coverage




```
always @(posedge clk)
begin
    if (a) begin
        a_out = x;
    end else begin
        a_out = f(y,z);
    end
    if (b) begin
        r <= a_out;
    end
end
```

```
always @(posedge clk)
begin
    if (b) begin
        if (a) begin
            r <= x;
        end else begin
            r <= f(y, z);
        end
    end
end
end
```



Mux Toggle Coverage


Toggled?



```
always @(posedge clk)
begin
    if (a) begin
        a_out = x;
    end else begin
        a_out = f(y,z);
    end
    if (b) begin
        r <= a_out;
    end
end
```


```
always @(posedge clk)
begin
    if (b) begin
        if (a) begin
            r <= x;
        end else begin
            r <= f(y, z);
        end
    end
end
end
```


Background: Coverage-Directed Fuzzing



(a small part of the)


Input Space








Input Definition




34

Test Input










**Assertion
Violating Input**

Random Inputs




Random Inputs







Random Inputs

Random Inputs






Random Inputs





Input Seed

Local Mutations




Mutations






Intermediate Coverage Goals


Intermediate Coverage Goals




Mutate New
Input



**Mutate New
Input**





Coverage-Directed Fuzzing: An Example




Fuzzing Example: GCD






Fuzzing Example: GCD






Fuzzing Example: GCD






Fuzzing Example: GCD






Fuzzing Example: GCD






Fuzzing Example: GCD





Fuzzing Example: GCD

io.start_en	-
(x > y) && y /= 0.U	-
(x <= y) && y /= 0.U	-





Fuzzing Example: GCD

Input 0

00000000000000000000000000000000 start_a ➔

00000000000000000000000000000000 start_b ➔


0 start_en ➔

Greatest
Common
Divisor
GCD(a,b)

io.start_en	-
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-



Fuzzing Example: GCD



+ 4 more cycles of
all zeros!

Fuzzing Example: GCD

00000000000000000000000000000000 start b

θ start_en →

Greatest Common Divisor

GCD(a,b)

io.start_en	-
(x > y) && y /= 0.U	-
(x <= y) && y /= 0.U	-

Fuzzing Example: GCD

01000000000000000000000000000000 start a

00000000000000000000000000000000 start b

∅ start_en →


Greatest Common Divisor

GCD(a,b)

io.start_en	-
(x > y) && y /= 0.U	-
(x <= y) && y /= 0.U	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y != 0.U</code>	-
<code>(x <= y) && y != 0.U</code>	-



Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y != 0.U</code>	-
<code>(x <= y) && y != 0.U</code>	-

Fuzzing Example: GCD

00000000000000000000000000000001 start a


\emptyset start_en \rightarrow

Greatest
Common
Divisor
GCD(a,b)

io.start_en	-
(x > y) && y /= 0.U	-
(x <= y) && y /= 0.U	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-




Fuzzing Example: GCD



<code>io.start_en</code>	-
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-



Fuzzing Example: GCD



io.start_en	
<code>(x > y) && y /= 0.U</code>	-
<code>(x <= y) && y /= 0.U</code>	-



Fuzzing Example: GCD

Input 1

00000000000000000000000000000000 start_a ➔

00000000000000000000000000000000 start_b ➔

1 start_en ➔

Greatest
Common
Divisor
GCD(a,b)

io.start_en	
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-



Fuzzing Example: GCD

Input 1

00000000000000000000000000000000 start_a ➔

00000000000000000000000000000000 start_b ➔

1 start_en ➔

Greatest
Common
Divisor
GCD(a,b)


io.start_en	
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-

Generated by flipping
a single bit in Input 0



Fuzzing Example: GCD

Input 2



io.start_en	
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	

Generated by flipping
16 bit on byte offsets
in Input 0



Fuzzing Example: GCD

Input 3

10000000000000000000000000000000 start_a →

000000000000000000000000000000011111111 start_b →

1 start_en →


Greatest
Common
Divisor
GCD(a,b)

io.start_en	
(x > y) && y != 0.U	
(x <= y) && y != 0.U	


Generated by flipping
a single bit in Input 2

Implementation

Deterministic Test Execution




Deterministic Test Execution






Deterministic Test Execution






Deterministic Test Execution






Deterministic Test Execution






Deterministic Test Execution






Deterministic Test Execution





Deterministic Test Execution





Meta Reset

```
reg [31:0] r;

always @(posedge clk) begin
    if (reset) begin
        r <= 32'h1993;
    end else begin
        r <= r_next;
    end
end
```

(a) Register With Reset

Meta Reset

```
reg [31:0] r;

always @(posedge clk) begin
    if (reset) begin
        r <= 32'h1993;
    end else begin
        r <= r_next;
    end
end
```

(a) Register With Reset


```
reg [31:0] r;

always @(posedge clk) begin
    if (metaReset) begin
        r <= 32'h0;
    end else begin
        if (reset) begin
            r <= 32'h1993;
        end else begin
            r <= r_next;
        end
    end
end
```

(b) Register With MetaReset

Meta Reset

metaReset:



reset:

```
reg [31:0] r;
```

```
always @ (posedge clk) begin
    if (reset) begin
        r <= 32'h1993;
    end else begin
        r <= r_next;
    end
end
```

(a) Register With Reset

```
reg [31:0] r;
```

```
always @ (posedge clk) begin
    if (metaReset) begin
        r <= 32'h0;
    end else begin
        if (reset) begin
            r <= 32'h1993;
        end else begin
            r <= r_next;
        end
    end
end
```

(b) Register With MetaReset

Meta Reset

metaReset:



reset:

```
reg [31:0] r;
```

```
always @ (posedge clk) begin  
    if (metaReset) begin
```

```
        r <= 0;
```

```
    end else if (reset)
```

```
        r <= 0;
```

```
    end else
```

```
        r <= 1;
```

```
    end
```

```
end
```

```
end
```

Implemented as a
FIRRTL compiler pass.

```
    r <= 0;
```

```
    begin
```

```
        r <= 'h1993;
```

```
    begin
```


```
        next;
```

(a) Register With Reset

(b) Register With MetaReset



Deterministic Test Execution





Sparse Memories

- Observation: short tests, < 100 cycles



Sparse Memories

- Observation: short tests, < 100 cycles
- Number of memory writes bounded by
 $\#WritePorts \times Cycles$




Sparse Memories

- Observation: short tests, < 100 cycles
- Number of memory writes bounded by
 $\text{\#WritePorts} \times \text{Cycles}$
- Sparse Memories:
 - use CAM to implement hardware hash table
 - reset in single cycle by setting valid bits to 0
 - FIRRTL compiler pass replaces all memories in the DUT with sufficiently large sparse memory implementation





Implementation






Implementation





Fully Automated Coverage Instrumentation and Harness Generation



Results

Results

1.) FPGA Speedup?



FPGA Emulation Speedup

	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x



FPGA Emulation Speedup

	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x

* Takes 2-3h for synthesis + place and route.

Results

- 1.) FPGA Speedup?
- 2.) Coverage Improvement?



Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore



Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore



Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results




Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results
- Graph average mux toggle coverage as a percentage of the maximum number of muxes in the DUT over time




Coverage Results



FFT

Lines of FIRRTL: 1545
Mux Cover Points: 195
Coverage Holes after Fuzzing: 85




Sodor 3 Stage

Lines of FIRRTL: 4021
Mux Cover Points: 746
Coverage Holes after Fuzzing: 1-4



Coverage Results




I2C

Lines of FIRRTL: 2373

Mux Cover Points: 301

Coverage Holes after Fuzzing: 5 - 61




SPI

Lines of FIRRTL: 4046

Mux Cover Points: 323

Coverage Holes after Fuzzing: 7-70

Mutation History





Thank you!

Questions?

Kevin Laeufer
laeufer@cs.berkeley.edu

Reproduce + Extend our Results:
github.com/ekiwi/rfuzz

